=======================================================================
Expedition PCB - Pinnacle - Version 2009.0.369.456
=======================================================================

Job Directory:        D:\Job\SolidRun\ClearFog8K-V1.3K\PCB\

Design Status Report: D:\Job\SolidRun\ClearFog8K-V1.3K\PCB\LogFiles\DesignStatus_02.txt

Sun Oct 29 08:53:17 2017

=======================================================================
DESIGN STATUS
=======================================================================
Board Size Extents  ............ 6.6929 X 6.6929 (in)
Route Border Extents  .......... 6.6535 X 6.6535 (in)
Actual Board Area  ............. 44.7951 (in)
Actual Route Area  ............. 44.2696 (in)

Placement Areas: Name            Available         Required          Required/Available
                 Entire Board    89.5902 Sq. (in)  18.4886 Sq. (in)  20.64 %

Pins  .......................... 3908
Pins per Route Area  ........... 88.2772 Pins/Sq. (in)

Layers  ........................ 6
    Layer 1 is a signal layer
        Trace Widths  .......... 4, 4.1, 5, 6, 8, 8.25, 9, 10, 12, 15, 16, 20, 25, 30
    Layer 2 is a Positive Plane Layer with nets
        GND
        GNDC
        V_CMN18_AVDD
        Trace Widths  .......... 25
    Layer 3 is a signal layer
        Trace Widths  .......... 4.5, 6, 10, 15, 20, 25, 40
    Layer 4 is a signal layer
        Trace Widths  .......... 3.5, 4.5, 15, 20, 25, 30, 40
    Layer 5 is a Positive Plane Layer with nets
        GND
        GNDC
        Trace Widths  .......... None.
    Layer 6 is a signal layer
        Trace Widths  .......... 4, 4.1, 5, 6, 8.25, 9, 10, 12, 15, 20, 30

Nets  .......................... 640
Connections  ................... 3092
Open Connections  .............. 0
Differential Pairs  ............ 88
Differential Pair Names:   AP_CLK#0   AP_CLK0
                           AP_CLK#1   AP_CLK1
                           AP_DQS#0   AP_DQS0
                           AP_DQS#1   AP_DQS1
                           AP_DQS#2   AP_DQS2
                           AP_DQS#3   AP_DQS3
                           AP_DQS#4   AP_DQS4
                           AP_DQS#5   AP_DQS5
                           AP_DQS#6   AP_DQS6
                           AP_DQS#7   AP_DQS7
                           AP_DQS#8   AP_DQS8
                           CP0_PCIE_CLK0_N   CP0_PCIE_CLK0_P
                           CP0_SRD_RX_N0   CP0_SRD_RX_P0
                           CP0_SRD_RX_N1   CP0_SRD_RX_P1
                           CP0_SRD_RX_N2   CP0_SRD_RX_P2
                           CP0_SRD_RX_N3   CP0_SRD_RX_P3
                           CP0_SRD_RX_N4   CP0_SRD_RX_P4
                           CP0_SRD_RX_N5   CP0_SRD_RX_P5
                           CP0_SRD_TX_N0   CP0_SRD_TX_P0
                           CP0_SRD_TX_N1   CP0_SRD_TX_P1
                           CP0_SRD_TX_N2   CP0_SRD_TX_P2
                           CP0_SRD_TX_N3   CP0_SRD_TX_P3
                           CP0_SRD_TX_N4   CP0_SRD_TX_P4
                           CP0_SRD_TX_N5   CP0_SRD_TX_P5
                           CP0_USB2_0_DM   CP0_USB2_0_DP
                           CP0_USB2_1_DM   CP0_USB2_1_DP
                           CP1_SRD_RX_N0   CP1_SRD_RX_P0
                           CP1_SRD_RX_N1   CP1_SRD_RX_P1
                           CP1_SRD_RX_N2   CP1_SRD_RX_P2
                           CP1_SRD_RX_N3   CP1_SRD_RX_P3
                           CP1_SRD_RX_N4   CP1_SRD_RX_P4
                           CP1_SRD_RX_N5   CP1_SRD_RX_P5
                           CP1_SRD_TX_N0   CP1_SRD_TX_P0
                           CP1_SRD_TX_N1   CP1_SRD_TX_P1
                           CP1_SRD_TX_N2   CP1_SRD_TX_P2
                           CP1_SRD_TX_N3   CP1_SRD_TX_P3
                           CP1_SRD_TX_N4   CP1_SRD_TX_P4
                           CP1_SRD_TX_N5   CP1_SRD_TX_P5
                           CP1_USB2_0_DM   CP1_USB2_0_DP
                           MCI_CLK_N   MCI_CLK_P
                           MCI_RX_N0   MCI_RX_P0
                           MCI_RX_N1   MCI_RX_P1
                           MCI_TX_N0   MCI_TX_P0
                           MCI_TX_N1   MCI_TX_P1
                           MDI0_N0   MDI0_P0
                           MDI0_N1   MDI0_P1
                           MDI0_N2   MDI0_P2
                           MDI0_N3   MDI0_P3
                           N17076874   N17076876
                           N17089039   N17089060
                           N17145779   N17145788
                           N17145794   N17145800
                           N17146125   N17146131
                           N17146140   N17146146
                           N17146453   N17146468
                           N17146474   N17146480
                           N17146982   N17146984
                           N17147525   N17147527
                           N17147625   N17147627
                           N17147729   N17147731
                           N18384303   N18384326
                           N18384357   N18384380
                           N18384459   N18384462
                           N18384499   N18384501
                           N18515827   N18515838
                           N18515969   N18515972
                           N18516241   N18516244
                           N18516303   N18516305
                           N18516495   N18516497
                           N18516534   N18516536
                           N18516730   N18516732
                           N18516801   N18516803
                           P0_MDI_A_N   P0_MDI_A_P
                           P0_MDI_B_N   P0_MDI_B_P
                           P0_MDI_C_N   P0_MDI_C_P
                           P0_MDI_D_N   P0_MDI_D_P
                           P0_PHY_CLK_N   P0_PHY_CLK_P
                           P0_SI1_N   P0_SI1_P
                           P0_SO1_N   P0_SO1_P
                           P1_MDI_A_N   P1_MDI_A_P
                           P1_MDI_B_N   P1_MDI_B_P
                           P1_MDI_C_N   P1_MDI_C_P
                           P1_MDI_D_N   P1_MDI_D_P
                           P1_PHY_CLK_N   P1_PHY_CLK_P
                           P1_SI1_N   P1_SI1_P
                           P1_SO1_N   P1_SO1_P
                           USB3_CON_RX_N   USB3_CON_RX_P
                           USB3_CON_TX_N   USB3_CON_TX_P
                           
Percent Routed  ................ 100.00 %

Netline Length  ................ 0 (in)
Netline Manhattan Length  ...... 0 (in)
Total Trace Length  ............ 1,164.0427 (in)

Trace Widths Used (th)  ........ 3.5, 4, 4.1, 4.5, 5, 6, 8, 8.25, 9, 10, 12, 15, 16, 20, 25, 30, 40
Vias  .......................... 2016
Via Span  Name                   Quantity
   1-6    018VIA8_sm-bot         44
          VIA18_hole8            1972

Teardrops....................... 0
    Pad Teardrops............... 0
    Trace Teardrops............. 0
    Custom Teardrops............ 0
Breakouts....................... 0

Virtual Pins.................... 0
Guide Pins ..................... 0

Parts Placed  .................. 803
    Parts Mounted on Top  ...... 447
        SMD  ................... 419
        Through  ............... 28
        Test Points  ........... 0
        Mechanical  ............ 0
    Parts Mounted on Bottom  ... 356
        SMD  ................... 356
        Through  ............... 0
        Test Points  ........... 0
        Mechanical  ............ 0
    Embedded Components ........ 0
        Capacitors ............. 0
        Resistors .............. 0
    RF Shapes .................. 0

    Edge Connector Parts  ...... 0

Parts not Placed  .............. 0

Nested Cells  .................. 0

Jumpers  ....................... 0

Through Holes  ................. 2321
    Holes per Board Area  ...... 51.8137 Holes/Sq. (in)
Mounting Holes  ................ 28

Wirebonds
    Bondpads ................... 0
    Bond Wires ................. 0