=======================================================================
Expedition PCB - Pinnacle - Version 2009.0.369.456
=======================================================================

Job Directory:        \\Earth\job\SolidRun\CuBox 2-Lower\PCB\

Design Status Report: \\Earth\job\SolidRun\CuBox 2-Lower\PCB\LogFiles\DesignStatus_07.txt

Mon Jul 22 08:47:34 2013

=======================================================================
DESIGN STATUS
=======================================================================
Board Size Extents  ............ 3.19 X 2.72 (in)
Route Border Extents  .......... 3.15 X 1.89 (in)
Actual Board Area  ............. 8.66 (in)
Actual Route Area  ............. 5.94 (in)

Placement Areas: Name            Available         Required          Required/Available
                 Entire Board    17.33 Sq. (in)    2.68 Sq. (in)     15.46 %

Pins  .......................... 565
Pins per Route Area  ........... 95.05 Pins/Sq. (in)

Layers  ........................ 4
    Layer 1 is a signal layer
        Trace Widths  .......... 5, 10, 20, 30, 40
    Layer 2 is a Positive Plane Layer with nets
        GND
        VIN_5V0
        GNDC
        Trace Widths  .......... 20
    Layer 3 is a Positive Plane Layer with nets
        GND
        Trace Widths  .......... 5
    Layer 4 is a signal layer
        Trace Widths  .......... 5, 10, 20, 60

Nets  .......................... 179
Connections  ................... 349
Open Connections  .............. 0
Differential Pairs  ............ 10
Differential Pair Names:   HDMI_CLKM   HDMI_CLKP
                           HDMI_D0M   HDMI_D0P
                           HDMI_D1M   HDMI_D1P
                           HDMI_D2M   HDMI_D2P
                           N16796096   N16796138
                           N16796098   N16796136
                           SATA_RXN   SATA_RXP
                           SATA_TXN   SATA_TXP
                           USB_HOST_DN   USB_HOST_DP
                           USB_OTG_DN   USB_OTG_DP
                           
Percent Routed  ................ 100.00 %

Netline Length  ................ 0 (in)
Netline Manhattan Length  ...... 0 (in)
Total Trace Length  ............ 65.24 (in)

Trace Widths Used (th)  ........ 5, 10, 20, 30, 40, 60
Vias  .......................... 271
Via Span  Name                   Quantity
   1-4    022VIA_10              208
          VIA40_hole20           63

Teardrops....................... 0
    Pad Teardrops............... 0
    Trace Teardrops............. 0
    Custom Teardrops............ 0
Breakouts....................... 0

Virtual Pins.................... 0
Guide Pins ..................... 0

Parts Placed  .................. 96
    Parts Mounted on Top  ...... 64
        SMD  ................... 60
        Through  ............... 4
        Test Points  ........... 0
        Mechanical  ............ 0
    Parts Mounted on Bottom  ... 32
        SMD  ................... 31
        Through  ............... 1
        Test Points  ........... 0
        Mechanical  ............ 0
    Embedded Components ........ 0
        Capacitors ............. 0
        Resistors .............. 0
    RF Shapes .................. 0

    Edge Connector Parts  ...... 0

Parts not Placed  .............. 1

Nested Cells  .................. 0

Jumpers  ....................... 0

Through Holes  ................. 304
    Holes per Board Area  ...... 35.09 Holes/Sq. (in)
Mounting Holes  ................ 2

Wirebonds
    Bondpads ................... 0
    Bond Wires ................. 0